- Jobsuche
- Steyerberg
- machine learning engineer
Machine learning engineer Jobs in Steyerberg
Senior Verification Engineer
ic resourcesLower Saxony, Germany- Gesponsert
Global Health & Safety Manager (m / f / x)
PB Gelatins GmbHNienburg (Weser), GermanyGlobal Health & Safety Manager
PB LeinerNienburg- Gesponsert
Nienburg - Ausbildung Kaufleute (m / w / d) für Versicherungen und Finanzanlagen Agentur Mainka
ERGO Group AGNienburg / WeserMedizintechniker Patientenmonitoring – Süd Niedersachsen (m / w / d)
PhilipsHome Office Lower Saxony, Lower Saxony, GermanyOperating Technician (m / f / d) (Electrician / Electronics Technician / Mechatronics Technician)
ID LogisticsEstorf, NiedersachsenAccount Manager (m / w / d) ERP Solutions | Norddeutschland
dormakabaNiedersachsen, NI, DEAutor E-Learning Pflege (m / w / d)
Akademie für Pflegeberufe und Management GmbHNiedersachsen, DeutschlandWerkstudent Learning Content (m / w / d)
Liebherr GroupKirchdorfSupplier Quality Engineer (m / w / d)
HaysNiedersachsenProduction Manager (m / w / d)
Tessenderlo GroupWeser, NDS, DESenior Verification Engineer
ic resourcesLower Saxony, Germany- Unbefristet
Senior Verification Engineer - Lower Saxony - leading optical communications company
A global leader in opto-electronic applications for industrial, optical communications, aerospace and defence, life sciences, semiconductor and consumer market and offices in multiple countries is looking for a Senior Verification Engineer for one of their design centres in Northern Germany. The Senior Verification Engineer will contribute to the development of high-speed System-on-Chip devices in latest CMOS technology for industry-leading optical products including transceivers, transponders and ROADM products.
The successful Senior Verification Engineer has the following skills and qualifications :
- Master’s degree (Dipl.-Ing.) or PhD in electrical engineering or computer science
- Minimum 5 years of experience in ASIC development
- Expertise in verification methodologies & tools
- Strong knowledge of UVM
- Excellent programming skills in hardware description languages ( SystemVerilog)
- Good programming skills in scripting languages ( Python, Perl, Tcl)
- Excellent written and verbal communication skills in English
For more information and to apply, please contact Lucy Edmondson.