Sustainability engineer Jobs in Celle
Jobalert für diese Suche erstellen
Sustainability engineer • celle
Senior Verification Engineer
ic resourcesLower Saxony, GermanyDevOps Engineer im Solution Center (m / w / d)
Sopra SteriaAlle Standorte, DEMechanical Engineer (m / w / d)
Astriol academics GmbHCelle, Deutschland- Gesponsert
System Engineer (m / w / d) Microsoft 365 - System Engineering / Admin, Ingenieur
ROSSMANNBurgwedel, DERelease Manager (w / m / d)
KIND GmbHBurgwedelSoftware Engineer (m / w / d) Platform Services
Dirk Rossmann GmbHBurgwedel, Niedersachsen, DEService Project Manager MW
Veolia Environnement SACelle, Lower Saxony, GermanyEmerging Talent LEAD Field Engineer (Germany) 2026 Opportunities
Baker HughesCelle, Lower Saxony, Germany- Gesponsert
Release Manager (w / m / d) - Projektmanagement, Ingenieur
KINDBurgwedel, DE- Gesponsert
Solution Architekt (w / m / d)
KIND GmbH & Co. KGCelle, DEQuereinstieg als Prompt Engineer (m / w / d) – 100% remote
mycareernow GmbHCelle, DESales Engineer für Investitionsgüter (w / m / d) im Außen- und Innendienst national / international
ZIEGRA Eismaschinen GmbHBurgwedel, GermanyField Application Engineer
TechBiz Global GmbHQuedlinburg, ST, DEÄhnliche Suchanfragen
Senior Verification Engineer
ic resourcesLower Saxony, GermanySenior Verification Engineer - Lower Saxony - leading optical communications company
A global leader in opto-electronic applications for industrial, optical communications, aerospace and defence, life sciences, semiconductor and consumer market and offices in multiple countries is looking for a Senior Verification Engineer for one of their design centres in Northern Germany. The Senior Verification Engineer will contribute to the development of high-speed System-on-Chip devices in latest CMOS technology for industry-leading optical products including transceivers, transponders and ROADM products.
The successful Senior Verification Engineer has the following skills and qualifications :
- Master’s degree (Dipl.-Ing.) or PhD in electrical engineering or computer science
- Minimum 5 years of experience in ASIC development
- Expertise in verification methodologies & tools
- Strong knowledge of UVM
- Excellent programming skills in hardware description languages ( SystemVerilog)
- Good programming skills in scripting languages ( Python, Perl, Tcl)
- Excellent written and verbal communication skills in English
For more information and to apply, please contact Lucy Edmondson.