Talent.com

Devops engineer Jobs in Papenburg

Jobalert für diese Suche erstellen

Devops engineer • papenburg

Zuletzt aktualisiert: vor 6 Tagen
Senior Verification Engineer

Senior Verification Engineer

ic resourcesLower Saxony, Germany
Senior Verification Engineer - Lower Saxony - leading optical communications company.A global leader in opto-electronic applications for industrial, optical communications, aerospace and defence, l...Mehr anzeigenZuletzt aktualisiert: vor über 30 Tagen
Senior Electrical Cable Engineer

Senior Electrical Cable Engineer

Subsea 7Bunde, Lower-Saxony, Germany
We are looking for a Senior Electrical Engineer to join our team in Aberdeen, UK or Leer, Germany.For UK based candidates, LTD Company contractors will be considered. Produce technical documents, in...Mehr anzeigenZuletzt aktualisiert: vor 6 Tagen
Cost Engineer (m / w / d)

Cost Engineer (m / w / d)

MEYER WERFT GmbHPapenburg, Niedersachsen, Deutschland
Quick Apply
Zu den MEYER Unternehmen zählen unsere Werftstandorte in Papenburg, Rostock und Wismar sowie weitere Tochterunternehmen.Mitarbeiterinnen und Mitarbeiter direkt für uns. Zum nächstmöglichen Termin su...Mehr anzeigenZuletzt aktualisiert: vor über 30 Tagen
Häufig gestellte Fragen
Diese Stelle ist in deinem Land nicht verfügbar.
Senior Verification Engineer

Senior Verification Engineer

ic resourcesLower Saxony, Germany
Vor 30+ Tagen
Stellenbeschreibung

Senior Verification Engineer - Lower Saxony - leading optical communications company

A global leader in opto-electronic applications for industrial, optical communications, aerospace and defence, life sciences, semiconductor and consumer market and offices in multiple countries is looking for a Senior Verification Engineer for one of their design centres in Northern Germany. The Senior Verification Engineer will contribute to the development of high-speed System-on-Chip devices in latest CMOS technology for industry-leading optical products including transceivers, transponders and ROADM products.

The successful Senior Verification Engineer has the following skills and qualifications :

  • Master’s degree (Dipl.-Ing.) or PhD in electrical engineering or computer science
  • Minimum 5 years of experience in ASIC development
  • Expertise in verification methodologies & tools
  • Strong knowledge of UVM
  • Excellent programming skills in hardware description languages ( SystemVerilog)
  • Good programming skills in scripting languages ( Python, Perl, Tcl)
  • Excellent written and verbal communication skills in English

For more information and to apply, please contact Lucy Edmondson.