Optical engineer Jobs in Vechelde
Senior Verification Engineer
ic resourcesLower Saxony, GermanyCloud Engineer / Platform Engineer (m / w / d)
Cloudogu GmbHBraunschweig, Lower Saxony, Germany- Gesponsert
Senior DevOps Engineer fmd
Smava GmbHBraunschweig, GermanyCivil Junior Civil Engineer - Water Infrastructure Projects (w / m / d) - No. 2405
CES Consulting Engineers Salzgitter GmbHBraunschweig, Lower Saxony, Germany- Gesponsert
Test Engineer (w / m / x)
epunkt GmbHGraz (Stadt), Steiermark, Österreich- Gesponsert
Software Engineer (m / w / d)
Österreichische Post AGGraz (Stadt), Steiermark, Österreich- Gesponsert
Database Engineer (m / w / d)
IVM Technical ConsultantsGraz (Stadt), Steiermark, Österreich- Gesponsert
Train Validation Engineer all gender
ALTENSalzgitter, Germany- Gesponsert
Train Lab Engineer
AMMGroupSalzgitter, Germany- Gesponsert
Cloud Engineer / Platform Engineer (m / w / d) - System Engineering / Admin, Ingenieur
CloudoguBraunschweig, DETEST ENGINEER
New YorkerBraunschweigField Engineer
NSC GlobalBraunschweig, DE- Gesponsert
Senior DevOps Engineer fmd
FFG FINANZCHECK Finanzportale GmbHBraunschweig, GermanySoftware Developer C# / C++ (f / m / x)
ZEISS GroupBraunschweigNetwork Engineer (m / w / d)
dynexo GmbHBraunschweig, Lower Saxony, GermanySenior Verification Engineer
ic resourcesLower Saxony, Germany- Unbefristet
Senior Verification Engineer - Lower Saxony - leading optical communications company
A global leader in opto-electronic applications for industrial, optical communications, aerospace and defence, life sciences, semiconductor and consumer market and offices in multiple countries is looking for a Senior Verification Engineer for one of their design centres in Northern Germany. The Senior Verification Engineer will contribute to the development of high-speed System-on-Chip devices in latest CMOS technology for industry-leading optical products including transceivers, transponders and ROADM products.
The successful Senior Verification Engineer has the following skills and qualifications :
- Master’s degree (Dipl.-Ing.) or PhD in electrical engineering or computer science
- Minimum 5 years of experience in ASIC development
- Expertise in verification methodologies & tools
- Strong knowledge of UVM
- Excellent programming skills in hardware description languages ( SystemVerilog)
- Good programming skills in scripting languages ( Python, Perl, Tcl)
- Excellent written and verbal communication skills in English
For more information and to apply, please contact Lucy Edmondson.